Abstract
Introduction
Over the last few years, much work bas been done to develop low-power techniques at various stages of the design cycle [l]. Most of this work considered the tradeoffs/interplay among delay, power dissipation, and area [2, 3, 41. Today, as a result of the relentless scaling of device and interconnect dimensions, in addition to the above, noise has emerged as au important design parameter 151.
Deep submicron noise is the general term used to designate any phenomenon that causes the voltage at a nonswitching node to deviate from its nominal value [5] . It thus includes [6] power supply noise caused by circuit switching, crosstalk noise due to capacitive coupling between Permis~im to make digital or hard copies of all or part of this work for personal or das~room UY is granted without fee provided that copies are not made or distributed far profit or commelciai advantage and that copier bear this notice and the full citation on the first oaee. Ta CODV otherwise. to reoublish. to nost an seryem or to . I I , redistribute lo lists, requires prior specific permisrim andlor a fee ISLPED99, San Diego, CA, USA 01999 ACM 1-58i13-133-X/991oW8..55. 00 neighboring interconnects, and fluctuations in device parameters due to process variations 171. For high speed dynamic logic circuits, charge-sharing and leakage [8] are additional noise sources. While these noise phenomena have always existed, it is only recently that technology scaling and aggressive design practices have brought them to the forefront. In this paper, we will be concerned with crosstalk noise and its effect on low-power dynamic logic circuits, which are especially susceptible to noise [9] .
Crosstalk noise between interconnects is expected to become increasingly significant with the growing interconnect aspect ratios [lo] , that lead to a larger fraction of the wire capacitance being due to lateral coupling capacitance. Capacitive coupling causes a voltage glitch on a quiet wire, usually called the victim, due to the switching of a neighboring wire, termed the aggressor. This voltage glitch, appearing at the input of a logic gate can cause false switching, if it has sufficient amplitude and persists for a sufficient amount of time. Hence, in this paper, we term this effect of crosstalk as input noise.
The principal contributions of this paper are: (1) to show that the crosstalk noise problem is aggravated by voltage scaling, and (2) to propose an energy-efficient dynamic circuit technique that addresses this problem. In section 2, we present some analysis and simulation results to prove the first point. The increased sensitivity to iuput noise caused by voltage scaling needs to be addressed by using special noise-tolerant circuit techniques. Section 3 briefly reviews existing techniques for noise-tolerant dynamic circuit design. In section 4, a new noise-tolerant circuit technique is described. Simulation results are presented to show that this technique is more energy efficient than existing techniques. Fig. 1 , where we have a domino gate whose input is strongly coupled to a neighboring wire, while the voltage at the input node A is being held nominally at ground. If VN(t) is the noise pulse at node A , and C, is the dynamic node capacitance, we have,
Impact of ( V d d , VT) scaling on Crosstalk Noise
where we have assumed a negligible on-resistance of Mclk, and that the transistor Ma is in saturation. This will result in a slight overestimation of the voltage drop at the dynamic node due to input noise, but simulation results show that equation( 3) correctly predicts the qualitative behavior of input noise under the above low power strategy. From equation ( 3), we find that the voltage degradation of the dynamic node due to input noise is proportional to the average current due to input noise denoted by I,,,,,.
In,aue c (
s where the integration is performed over the time interval when V , ( t ) > VT (sub-threshold conduction is assumed to be negligible). We will henceforth refer to I,,,,, as the noise current. 
Assuming R, is inversely proportional to (Vdd -VT) and employing equation ( 2 
Thus the tolerable noise current I,,,t decreases with voltage scaling while the actual noise current remains constant. Together, these facts imply an increased sensitivity of dynamic circuits to input crosstalk noise at lower voltages. Simulation results shown in Fig. 2 corroborate the conclusions drawn from the above analysis using first OIder models, Fig. 2(a) shows the Vdd-normalized crosstalk noise waveforms at the input node A of a 2-input domino AND gate for three different (Vdd,VT) combinations that achieve the same delay. Transistor parameters from the MOSIS 0.35pm process HPCMOSlOQA were used in the simulations, The coupling capacitance is 20fF, and 6, is about 1OfF. Fig. 2(h) shows the effect of this input noise at the output of the domino gate.
Thus we conclude that the impact of input crosstalk noise becomes greater at the lower supply voltages. However, operating at these low voltages is desirable from a low-power perspective -hence the need for energy-efficient noise-tolerant circuit techniques.
Noise-tolerant Dynamic Circuit Design -Existing Techniques and Noise Immunity Metrics
The switching threshold of a dynamic logic gate is approximately VT, the transistor threshold voltage. For a 0.35pm MOSIS process, this is about 0.6V, and may not he adequate to prevent false switching due to input crosstalk noise. From Fig. 2 Fig. 3(a) shows the CMOS inverter technique proposed in [14] that uses additional PMOS transistors at the gate inputs to adjust the switching threshold. However, this technique is not suitable for ORINOR type logic, since in this configuration, multiple PMOS transistors drive the dynamic node. Fig. 3(b) shows the PMOS pu11-up technique [15] that increases the switching threshold by an amount depending on the sixe of the PMOS <., pull-up device. This technique however suffers from static power dissipation.
Another noisetolerance technique, which we will refer to as the mirror technique has been proposed recently [E].
A 2-input AND gate implemented using this technique is shown in Fig. 5 
(a)
This technique uses the principle of a Schmitt trigger to increase the dynamic switching threshold using a mirror NMOS network. A first order approximation of the new I Figure 4 : A simplified circuit used to calculate the switching threshold of a dynamic gate using an NMOS mirror. switching threshold V,, can be obtained by a dc analysis of the simplified circuit shown in Fig. 4 and is given by, The noise margin is thus a function of K, = m, decreasing towards VT for large K,, and increasing towards Vdd for small K,. The principal drawback of this technique is the increase in the number of series transistors in the pull-down path. To compensate for the increased delay, transistors will have to be sized up, resulting in more power dissipation and larger area. In spite of this, it was shown in [ E ] that the mirror technique provides the highest noise immunity per unit energy consumed. Variations of this technique involve simplifications of the upper or lower NMOS networks so that there is just one additional transistor per series path. We will investigate these in section 4. 
energy E A N T E = ~ A N T E
The goal of all noise-tolerance techniques is to increase A N T E , while reducing A N T E -normalized energy.
Proposed Noise-tolerant Dynamic Circuit Design Technique
In this paper, we propose the twin-transistor technique, illustrated in Fig. 6 , for the simplest dynamic circuitan inverter. For every transistor in the NMOS network, an additional cross-coupled NMOS transistor -the twin transistor -is provided for improved noise immunity. The gate of the twin transistor is connected to the dynamic node, the drain to the input and the sources of the two transistors are shorted as shown in Fig. 6 . In Fig. 6 , the twin transistor M2 pulls up the source of M1 until Fig. 6 when the gatesource voltage of M1 is equal to the threshold voltage. As in the derivation of equation ( 9), we have assumed a linear dependence of the drain current on the gate-source voltage due to velocity saturation. The important design variable is the ratio K,, whose value can be adjusted to tradeoff speed for noise immunity. For most cases, a minimum sized twin transistor M2 should be sufficient. Although this technique does not increase the number of series transistors in the pull-down path, it has an adverse effect on delay due to the increased capacitance at internal circuit nodes. This can however he ComDensated for bv careful transistor sizing.
All techniques that improve the noise-tolerance of dynamic circuits do so at the expense of additional delay and/or power. Thus the performance advantage of dynamic circuits over their static counterparts is diminished. However, except for circuits with long pull-down chains, dynamic circuits using twin transistors should be faster than static circuits due to the absence of the PMOS pull-up network, which increases the input and node capacitance in static circuits.
A 2-input dynamic AND gate is employed as a test circuit for comparing the performance of different noisetolerance techniques. It has been shown [16] that the mirror approach is more energy-efficient than other existing techniques. Hence, we will use this technique for comparison purposes. As noise immunity and energy-efficiency metrics, we will use A N T E and A N T E -normalized energy respectively, as defined in section 3.
A 2-input AND gate designed using twin transistors is shown in Fig. 7 . All the circuits were designed to operate at a maximum speed of 1.8 GHz at 3.3V supply voltage. The load is a True Single Phase Clocked (TSPC) latch. I lower value of ANTE -normalized energg. To achieve the same level of noise immunity, the twin transistor technique expends 45% less energy. The reduced NMOS mirror circuit suffers from static power dissipation and is hence energy inefficient.
Since the twin transistor technique achieves higher noise immunity than a conventional domino logic circuit, one can operate at a smaller supply voltage to achieve the noise immunity of the conventional circuit at a higher voltage. Of course, the threshold voltage should also he scaled to ensure a constant delay. We used three (Vdd, VT) comhinations that achieve the same delay and simulated the conventional domino circuit and the noise-tolerant twin transistor domino circuit at these voltages. The resulting ANTE and energy consumption are plotted in Fig. 9 . This oh-, , The reduced mirror entries correspond to a variation of the NMOS mirror circuit where the lower network is simplified as in Fig. 5(b) . It is seen that both the mirror and twin transistor techniques offer improved noise immunity (1.8X over conventional domino) at the expense of energy and area, This is also seen in Fig. 8 which shows the noise immunity curves for three cases. However, the twin tran-_"._I/- Figure 8 : Noise immunity plots showing the noise amplitude and duration required to cause erroneous switching in a 2-input AND gate implemented using three different circuits -a conventional domino logic circuit, and two noise-tolerant circuits, one using an NMOS mirror [16] and the other using twin transistors.
sistor approach is more energy efficient as seen from the plot shows that to achieve a certain noise immunity (quantified by ANTE), it is more energy-efficient to use the twin transistor domino circuit at a lower Vdd than the conventional circuit at a higher Vdd. For example, to achieve an ANTE of about 700 V2-ns, one can either operate a simple domino circuit at 3.3V or the twin transistor domino circuit at 2.5V (VT is about 0.4V). However, Fig, 9 shows that the latter approach uses about 30% less energy.
Another circuit to illustrate the twin transistor technique is shown in Fig. 10 , which could be the carry-generate section of a dynamic full adder implemented in NP-CMOS. Once again, we compare the performance of this circuit with the mirror and reduced mirror noise-tolerance techniques. All circuits were designed to operate at maximum speed of 1.2 GHz (0.35pm CMOS technology, Vdd=3.3V). A comparison of the performance of various designs is presented in Table 2 . As before, we see an improvement in noise immunity, quantified by a 2.5X increase in the ANTE. The twin transistor technique however consumes 30% less energy to obtain this improvement. 
Conclusions
We have shown, by analysis using simple models and by simulations, that the sensitivity of dynamic circuits to crosstalk noise increases when the voltage scaling approach to low power design is employed. A new noise-tolerant dynamic circuit technique has been presented to address this problem. Through simulations of a 2-input AND gate at various (vdd, VT) combinations, we have shown that it i s more energy-efficient to operate a noise-tolerant dynamic circuit at a low supply voltage as opposed to a conventional dynamic circuit at a higher supply voltage. Also, the new technique has been shown to be more energy-efficient than existing noise-tolerance techniques.
